Jobs at Great Bay Staffing Group

View all jobs

Technical Lead - ASIC and SOC

Santa Clara, CA · Information Technology
  • Salary in the $190,000 - 210,000 range
  • Comprehensive Benefit and Retirement Programs etc.
  • bonus 

Unique opportunity to join an established international company in its US expansion. Working from the US headquarters, you will have the ability to be an impact player working with other exceptionally talented people. The Technical Lead will be a key person in this growing leader in ASIC and SOC.

This is a fully hands-on technical customer-facing project engineer position. Will work closely with verification and ASIC development teams as well as customers. The selected candidate will lead and drive projects, provide technical leadership, and make sure the team delivers final silicon designs from R&D to the customer.
  • Work with ASIC customers to define die-size, floorplan, architectural exploration of timing feasibility, support IP handling from a physical design standpoint and help with the integration of full-chip timing constraints.
  • Work with IP vendors to review deliverables and ascertain feasibility for physical integration
  • Implement synthesis, place & route, power estimation, static timing analysis and physical verification. Support DFT tasks, package design, board design and gate-level simulations
  • Explore physical design tradeoffs for timing/power/area and arrive at the optimum solution to support/meet customer’s schedule
  • Work closely with customers and design teams to review chip specifications, chip architecture and feedback on all items that will impact physical design
  • Timely execution of ASIC projects with complete and accurate deliverables for customers at every stage of the project. Prepare and hold design reviews for major milestones.
  • Ability to multitask and work on different projects that are at different phases of design
  • Will be part of a team delivering silicon solutions to some of the biggest brands in the world. 

Who Will Be a Great Fit? 

  • 10+ years of experience in ASIC Frontend and physical design; Experience in an SoC product development organization or in an ASIC vendor company along with customer-facing experience highly preferred.
  • Hands-on experience with implementation EDA tools like Genus/DC, Innovus/ICC2, and sign-off tools like Voltus/Redhawk, Tempus/PrimeTime, and ICV is a must.
  • The ability to analyze and resolve physical design issues related to RTL, library or CAD tools, and drive execution is a must.
  • Experience with SDC generation/validation, I/O frame generation, hierarchical design planning, block timing budget generation, power-grid synthesis and low power implementation is required.
  • Demonstrated experience of integrating IPs like leading CPUs, PCIe, USB, Serdes, DDR in an ASIC physical design framework is a must.
  • Understanding and expert handling of Verilog HDL based Netlists, Physical design libraries, Scripting (Perl/Tcl/Python) is a must.
  • Functional understanding of clock domain crossings, Lint/CDC checks, SDF generation, and the ability to support gate-level simulations is preferred.
  • Demonstrated experience of the complete RTL2GDSII design flow with multiple tape out experience in 28nm/16nm/7nm process technologies is preferred.
  • Experience in ASIC/SOC services company desired
  • Small company experience desired

Brian Hughes

Please apply to this opening if it sounds like you are a close fit and would make you excited to come to work every day.

Feel free to forward this job opening to qualified individuals!

Powered by